Emergent Hardware Verification

Verification that emerges from the system it verifies.

An SoC is already a network of concurrent, communicating blocks. Build the testbench the same way — autonomous actors, each with its own local contract — and system-level correctness emerges from their composition, then carries from spec to silicon instead of restarting at every boundary.

Every actor is a finite-state machine — so one authored definition runs in simulation, in C++, and as gates on the emulator, with no rewrite.

The thesis

A System-on-Chip is already a system of concurrent, communicating blocks — so this book builds verification as one too. Stimulus, checkers, coverage, and registers become autonomous actors, wired by their message topology, and system-level correctness emerges from their local contracts instead of a central testbench that grows unmanageable at scale. Because an actor is a finite-state machine, and finite-state machines synthesize, that same authored graph then renders on every substrate — C model, RTL, simulator, emulator, silicon — with no boundary re-authored by hand and no interpretation gap between them.

Companion code

The framework, rendered three ways

The actor framework in SystemVerilog, C++, and SystemC — plus every worked example from the book, browsable inline and downloadable. Same topology, three host languages.

Browse the code →

About

Bala Veluchamy

Written for the hardware design and verification engineer. The full book is free to read online; the paperback is available in print, and the PDF and code are free to download.

Get the PDF & code →